 |
Belle II Software
release-05-02-19
|
14 #ifndef TRGOpticalLinkFrontEnd_FLAG_
15 #define TRGOpticalLinkFrontEnd_FLAG_
19 #include "trg/trg/Link.h"
21 #define TRGOpticalLinkVersionFrontEnd 0.00
30 class TRGSignalVector;
A class to represent a digitized signal. Unit is nano second.
std::vector< const TRGSignalVector * > _priTiming16
Timing of the priority cells (2ns LSB) VHDL : type PriTiming is array (2 downto 0) of std_logic;.
std::vector< const TRGSignal * > _hitPattern48
Hit pattern of 48 wires.
const TRGSignal * _hit
VHDL : begin.
const std::string & name(void) const
returns name.
TRGSignalVector _clkCounter
Clock counter VHDL : type ClkCounter is array (31 downto 0) of std_logic;.
Abstract base class for different kinds of events.
A class to represent a serial link between trigger modules.
virtual ~TRGOpticalLinkFrontEnd()
Destructor.
TRGOpticalLinkFrontEnd(const std::string &name, const TRGClock &)
Constructor.
A class to represent a digitized signal. Unit is nano second.
A class to represent a bundle of digitized signals.
A class to represent a serial link between trigger modules.
std::vector< const TRGSignalVector * > _fasTiming16
Timing of the fastest hit in PTS (2ns LSB) VHDL : type FasTiming is array (2 downto 0) of std_logic;.